Abstract-We report on vertically stacked horizontal Si NanoWires (NW) p-MOSFETs fabricated with a replacement metal gate (RMG) process. For the first time, stacked-NWs transistors are integrated with inner spacers and SiGe sourcedrain (S/D) stressors. Recessed and epitaxially re-grown SiGe(B) S/D junctions are shown to be efficient to inject strain into Si p-channels. The Precession Electron Diffraction (PED) technique, with a nm-scale precision, is used to quantify the deformation and provide useful information about strain fields at different stages of the fabrication process. Finally, a significant compressive strain and excellent short-channel characteristics are demonstrated in stacked-NWs p-FETs.
I. INTRODUCTION
The vertically stacked wires MOSFET architecture pushes further the scaling limits of the CMOS technology [1] [2] [3] [4] . Now deemed as a possible extension to FinFET, it offers multiple benefits. A low I OFF current is indeed expected, thanks to multigate electrostatic control, with a high current drivability due to 3D vertically stacked channels [3] [4] [5] . Obviously, major roadblocks still remain to reach higher performances, in particular, stress boosters and parasitic capacitances. Gate-AllAround (GAA) MOSFETs based on Si NWs that call upon RMG FinFET process technology were recently reported [6] [7] . Nevertheless, none of them demonstrated the integration of inner spacers which is key in order to reduce gate-source/drain capacitances in such a 3D integration process. In this work, we introduced, for the first time, inner spacers and SiGe S/D in a RMG stacked wires process. Wider, thinner and stacked wire structures have been proven to be efficient to match or exceed FinFETs performance due to higher Weff/footprint ratio [8] [9] . The strain engineering requires also dedicated optimization because of the opportunities brought to the channel to relax. The morphological strain evolution along the fabrication process will be presented thanks to PED technique [10] and then, we will quantify electrical performance of stacked-NWs p-FETs.
II. DEVICE FABRICATION
The RMG process flow for vertically stacked-NWs MOSFETs is presented in Fig. 1 . The transistors are processed on 300 mm SOI substrates. GAA stacked-NWs FETs, which are close to the RMG FinFET technology, have nevertheless specific technical requirements. They are numbered "1 to 5" in Fig. 1 . The fabrication starts with the epitaxial growth of (Si 0.7 Ge 0.3 /Si) multilayers on blanket SOI substrates. Growth pressure was 20 Torr, while the growth chemistry changed between SiGe (SiH 2 Cl 2 + GeH 4 ) and Si (SiH 4 ), in order to have satisfying growth rates at 650°C [11] . Different Si/SiGe stacks have been investigated: (i) a (Si/SiGe/Si)-stack for which the two Si channels and the sacrificial SiGe layer have thicknesses around 12 nm and (ii) a (Si/SiGe/Si/SiGe/Si) multilayer with lower layer thicknesses (7 nm for Si and 8 nm for the SiGe layers). They should yield two and three stacked Si channels, respectively. Fig. 2a (resp. 2b) shows TEM images and Energy-Dispersive X-ray (EDX) spectroscopy maps of (SiGe/Si) multilayers grown on strained-SOI (resp. SiGeOI) substrates in order to have ×3 tensile strained Si channels for nFETs (resp. ×3 compressive strained SiGe channels for pFETs). X-ray reflectivity (XRR) measurements were performed on each multilayer in order to have a precise determination of individual layer thicknesses (Fig. 3) . Then, individual and dense arrays of fins were patterned to fabricate stacked-NWs FETs. The Sidewall Image Transfer technique (SIT) was used in order to meet the density targets of advanced nodes. Fig. 4 shows TEM images after etching of (SiGe/Si)-fins along transverse and longitudinal directions. Our SIT-based patterning technique yields 40 nm-pitch fins which are 60 nm high and roughly 20 nm wide. After that, dummy gates and spacers were defined prior to the anisotropic etching of the (SiGe/Si) multilayers. Then, the SiGe layers were partially etched selectively to the Si ones. Etching rates and selectivity of SiGe were studied on (Si/SiGe/Si/SiGe/Si) stacks with low layer thicknesses (7 nm for Si and 8 nm for SiGe) (Fig. 5 ). An excellent selectivity was achieved even for thin Si and SiGe layers. Then, the depth of the SiGe recess was adjusted to match the thickness of future inner spacers (Fig. 6) . A nitride layer was deposited in the cavities with a thickness optimized for the spacer etch sequence that followed. Fig. 7 shows TEM images of stacked-NWs FETs with inner spacers well-aligned and correctly dimensioned. The process then continued with the epitaxial growth of Si0.7Ge0.3:B raised-S/D [12] . The Si wires were released during the RMG fabrication module. This selective etch process was followed by a conformal HfO 2 /TiN/W deposition (Fig. 8 ). An optimized Ω-shaped gate Si channel was used for bottom wire to maintain a good electrostatic integrity (Fig. 8b) .
III. STRAIN CHARACTERIZATION AND MODELING
Of all the challenges that we face for GAA stacked-NWs FETs, one of the most important is the strain engineering which is used to improve short-channel performances. We have thus imaged strain fields at different stages of our fabrication process. Strain maps were obtained by TEM using the PED technique. Interpretation of the results in terms of elastic strains and stresses required some modeling. In TEM, it is indeed mandatory to consider the specimen thickness to account for elastic relaxation [13] . Hence, we developed 3D Finite Element Method (FEM) based models that include the anisotropy of the system and the materials. Stress relaxation is taken into account by building thin-foil geometries with free lateral faces. Strain values were taken as average values along the specimen thicknesses and projected in 2D as in the experiments [14] . Computations, as experiments, are presented with respect to a relaxed Si ref. In Fig. 9 , we present strain maps for a blanket stack grown on a sSOI substrate. The measured deformation ε yy and ε xx are shown together with the TEM lamella calculations. The reconstruction of the bulk (before lamella relaxation) resulted from a validated TEM-specimen model. The vertical profiles extracted from the strain maps show that the Si layers are seen as being slightly compressed in the growth direction (by approx. -0.4%). This is due to the fact that the Si is in-plane (ε xx ) tensile-strained by around 0.8%. The Ge-content in the SiGe layers is adjusted in the TEM-specimen model, to fit the experiments, allowing therefore to extract Ge-content in the layers. We determined that the first layer contained 24% of Ge and the second 28%. In Fig. 10 , we present ε xx and ε zz strain results after fin patterning. Strain relaxation effects are seen on the free edges of the structure. The ε xx map shows that, as expected on a sSOI substrate, the sSi and the SiGe layers have larger in-plane lattice parameters than the Si ref.. Horizontal profiles from the three sSi channels have been extracted. In the center, the in-plane tensile strain is still around 0.8%, consistently with measurements on blanket wafers. However, the integration of inner spacers may induce a strain relaxation after the anisotropic etching of (SiGe/Si) superlattices (see Fig. 6 ). Then, SiGe(B) raised-S/Ds can be used to inject significant amounts of compressive strain in Si channels. This is well observed in Fig. 11b . The level of in-plane deformation in Si p-channels became close to 1%. Meanwhile, no strain was generated by using Si raised-S/Ds (Fig. 11a) . Note in Fig. 11a , that the sacrificial SiGe layer between the two Si channels has larger lattice parameter than the Si ref.
(ε xx = 1.3%). This shows that the SiGe has partially relaxed during the integration of the inner spacers. Indeed, similar levels of deformation than those obtained on relaxed SiGe at free edge locations (see Fig. 10 ) are shown. This result suggests that an optimized engineering of process-induced stress techniques such as SiGe S/Ds (for p-FET) can be efficient in 3D stacked-NWs devices.
IV. ELECTRICAL CHARACTERISTICS
Before discussing the performances of stacked-NWs FETs, we show, in Fig. 12 , the benefit of inner spacers in order to reduce parasitic capacitances. This is a particularly important point since thin and wide nanowires are expected to enhance drive current by increasing the effective width [8, 9] . Gate capacitance vs V GS of stacked wires p-FETs with W=25-45 nm and 500 nm gate length is shown in Fig. 13 . The CV curves, obtained from a multi-fingers gate and an array (#120) of stacked wires, show a consistent dependence on the top view wire width, W. In Fig. 14, a linearity is 
